IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application: Rajeev Joshi et al.

Serial No.: 10/618,113

Filed: July 11, 2003

For: Wafer-Level Chip Scale Package and Method for Fabricating and Using The

SAME

Confirmation No. 8697

Group Art Unit: 2891

Examiner: Zarnecke, David A.

Mail Stop RCE Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

REQUEST FOR RECONSIDERATION UNDER 37 C.F.R. § 1.114

Applicant hereby files the accompanying Request for Continued Examination and, therefore, requests reconsideration of this application in light of the following remarks.

Remarks begin on page 2 of this paper.